Fig. 1




Fig. 2




Fig. 3

٠.

Status	cuit. Deactivation of test circuit	Reset of test circuit, Deactivation of test circuit Operational start of test circuit	et of test circuit, Deactivation of test circuit perational start of test circuit Reception of test command
	Reset of test circuit	Reset of test circuit Operational	Resei of test circuit Operational Reception c
Command register	Reset to UUU	Set of input command	
1est I/O	<	X	X Command input
CTRL2   Test I/O		1	1 0
CTRL1	>	0	0 1
Test Clock X		H+7	H—1

	I	Test command	-		Finaction of
Test mode	1st.Cyc	2nd.Cyc	2nd•Cyc 3rd•Cyc	Status of test circuit	Test I/O at test mode
Current	0	0	0	Deactivation of test circuit	Memory data terminal
anom	0	0	Π	Burn-in (Write) operation	Borrow output of address counter
	0	1	0	Burn-in (Read) operation	Borrow output of address counter
	0	1	1	Monitor burn-in operation	0: PASS 1: Fail output
Concurrent		0	0	Establishment of multi-choice mode flag	In conformity to current mode
anon		0	Π	Establishment of redundant bit mode flag	
		-	0	Outside regulation	
	1	1	1	Outside regulation	

Fig. 5




Fig.6




Fig. 7




Fig. 8




Fig. 9




Fig. 10




Fig. 11




Fig. 12




Fig. 13





Fig. 14

Operation mode Set timing

Current mode set NOP Flag set NOP 123 Concurrent mode set 2 NOP Flag set NOP <u>133</u> Reset | Concurrent mode set 1 102 <u>[2</u> Test CTRL2 CTRL1 Test I/0

Fig. 15






Fig. 17

	<u> </u>	<u> </u>			
Test Clock		ļ L	} L	_	<u> </u>
Address	An-1		An		An+1
SRAM control	Standby	Read/Write	Standby	Read/Write	Standby
/WE (Write operation)					
/OE (Write mode)	High F	ix .			
Write data	Writing of 1	-	Writing of	1	Writing of 1
/WE Read operation	High F	ix ·			
/OE (Read mode)					

Fig. 18




Fig. 19

A0	A1	A2	Mode	MO	M1	M2	МЗ	M4	M5	M6	M7
0	0	0	1	1	0	0	0	0	0	0	0
1	0	0	1	0	1	0	0	0	0	0	0
0	1	0	1	0	0	1	0	0	0 ·	0	0
1	1	0	1	0	0	0	1	0	0	0	0
0	0	1	1	0	0	0	0	1	0	0	0
1	0	1	1	0	0	0	0	0	1	0	0
0	1	1	1	0	0	0	0	0	0	1	0
1	1	1	1	0	0	0	0	0	0	0	1
0	0	0	0	1	1	0	0_	0	0	0	0
1	0	0	0	1	1	0	0_	_ 0	0	0	0
0	1	0	0	0	0	1	1	0	0	0	0
1	1	0	0	0	0	1	1	0	0	0	0
0	0	1	0	0	0	0	0	1	1	0	0
1	0	1	0	0	0	0	0	11	1	0	0
0	1	1	0	0	0	0	0	0	0	1	1
1	1	1	0	0	0	0	0	0	0	1	1

Mode=1: Normal decode operation (Always selecting one line)
Mode=0: Multi-choice decode operation (Always selecting two lines)

Fig.20

